



Shashank Obla (CMU)


Partial Reconfiguration: A deeper dive

Coarse grained PR: Role-and-Shell



- One PR region enclosed by static **shell** for I/O and isolation
- At runtime, **role** designs with different functionalities loaded in PR region
- Vanilla PR Usage: Infrequent reconfigurations (hours or days between swapping)
- Shell remains active during reconfigurations

Fine grained PR: Think Time-Area Volume




Why can't everyone do it yet?

~~Why isn't everyone doing it?~~

Background: Some Stratix 10 Architecture

- Fabric organized into sectors
- Programming through Secure Device Manager (SDM)
- Heterogeneity in sectors
- Routability also matters
- Single PR Controller interface





PR Time



	Module	Sectors	Logic (ALMs)	Registers (Dedicated)	Memory (M20K)	DSPs
From Pigasus	Flow Table	1.5	81%	24%	100%	0%
	Hash Table	12	15%	10%	6%	90%
	1MB Cache	5	10%	1%	78%	0%


PR Floorplanning

- Prior fixed floorplanning leads to fragmentation
 - Internal and External
- Lack of Relocatability
 - Each region is considered different




Context Saving on FPGAs

- Need ability to stop and start the module
- Not an issue for stateless systems
- Example: direct-mapped write-through cache
 - What is its internal state?
 - Where do you store it when it's gone?
 - Whose responsibility is it?
 - What if it was a write-back cache?
- Issues exacerbated by fine granularity



Framework for Dynamic Execution of Vision Apps




Hardware Design for Compute using PR

- A general framework, rich enough to map problems in our domain
 - PR lets us generalize and specialize at the same time
1. PR boundaries are special – should not corrupt the system
⇒ Latency-Insensitive channels
 2. Need a rigorous methodology to identify PR modules
⇒ Come up with a design paradigm
- A good framework does the above and goes beyond


Service-Oriented Architecture

- Abstracting data operations as a service
- Services encapsulate high-level memory operations hiding complexity
- Interface standards force reusability and portability
- Composability without loss of efficiency




Service Memory System API

- Catalog (encapsulate expertise)
 - describes a service's functionality
 - interface channels
 - operations ascribed to each channel
 - parameters
 - message structure
- Registry (ease composition)
 - instantiates services and user modules
 - specifies the logical organization of connections between modules




Breadth-First Search design using Services


Evaluating Service Abstraction




Resource Utilization			
Configuration	ALM	Registers	SRAM
Base	141495	163643	10590080
Worklist Service	141598	164131	10590080
Worklist + Graph Services	138817	164895	10590080



Composability across the stack



Tradeoff even in low-level services



Same user logic transparently served with different underlying options

Looking Ahead

- We have seen a lot of these questions before
- RV3: Improved architectural support for PR
 - Faster PR: Reduce the performance hit of switching
 - Improved relocatability by sectorized fabric
 - NoC carries messages across latency-insensitive channels
- Use PR to bring specialization within a generalized framework

Partial Reconfiguration is key to enabling dynamic scheduling, multitenancy, and over all virtualization